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Abstract – A series input-parallel output dc-dc converter topology
inherently provides output current sharing among the phases,
provided the input voltages are forced to share.
With
conventional output voltage feedback controls, input voltage
sharing is unstable. Recent literature work proposes complicated
feedback loops to provide stable voltage sharing, at the expense of
dynamic performance. In the current work, a simple controller
based on the sensorless current mode approach (SCM) stabilizes
voltage sharing without compromising system performance. The
SCM controllers reject source disturbances, and allow the output
voltage to be tightly regulated by additional feedback control.
With SCM control in place, a “super-matched” current sharing
control emerges. Sharing occurs through transients, evolving
naturally according to the power circuit parameters. The control
approach has considerable promise for high-performance voltage
regulator modules, and for other applications requiring high
conversion ratios. Experimental results confirm the control
operation. A sample four-phase converter has demonstrated good
disturbance rejection, static sharing, and dynamic sharing.

I. INTRODUCTION
A series input-parallel output (SIPO) topology shows
promise in systems requiring high performance and high
conversion ratio. For example, a 36 V-to-0.7 V four-phase
converter, shown in Fig. 1, has been constructed with an
effective ripple frequency of 600 kHz. If voltage sharing
among the phases is forced at the input, then current sharing at
the output follows. Conventional methods of output control
(current mode or voltage mode) do not generate stable input
voltage sharing, so recent work in the literature has constructed
complex feedback loops that stabilize sharing [1]-[3]. A
simple control scheme is presented here that stabilizes sharing
with no compromise in system response.

for twice the input voltage, in some cases crossing boundaries
into different device technologies.
A less typical third option is to configure converter input
ports in series, then interconnect their outputs in parallel to
build a SIPO converter. Relatively low conversion ratios and
voltage ratings for each converter (referred to here as a phase)
can support a high overall system conversion ratio and input
voltage rating. A SIPO converter is composed of n isolated
P
phases, each processing a fraction out
of the power and
n
V
operating at a fraction in of the input voltage. Device
n
selection may be optimized; for example, n may be varied to
enable the use of a particular MOSFET. A 36 V-to-0.7 V
converter can be built using four phases and 30 V MOSFETs
or six phases and 20 V MOSFETs, for example. There is no
practical limit to the number of phases that can be used in the
SIPO arrangement. The total power being handled remains the
same regardless of n, so the same total magnetic volume and
the same total semiconductor area would be required. The
duty ratio can be adjusted by the turns ratio a of the
transformers to always be near unity for maximum efficiency
and minimum ripple. In contrast, single-stage non-isolated
converters would each need to use an extremely small duty
ratio, while multi-stage converters need to handle more total
power.
The SIPO control technique presented below is based on

A number of topologies provide high step-down
conversion ratios. At the most basic level, a buck converter
can be used for an arbitrary conversion ratio. Losses become
significant and efficiency drops quickly at extreme input-tooutput ratios. Other topologies have been suggested which
require a greater number of components and complex control.
There are two common solutions to balance high
conversion ratio with system complexity. Multiple stages may
be cascaded [4]-[5], each with a much lower conversion ratio
than the overall system ratio. In this case, several stages that
are each rated for the total output power are required—for m
stages, mPout must be processed. Another option is to use an
isolated converter, with a turns ratio in the transformer to
increase the conversion ratio at a given duty cycle. The
common push-pull topology requires switching devices rated
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Fig. 1. Four-phase SIPO converter.

closed-loop system and q1 ( t ) is a logic ‘1’ when either
primary side switch is on (see Fig. 1). The conceptual loop is
shown in Fig. 2.
III. SYSTEM DYNAMICS

Fig. 2. Conceptual SCM closed-loop controller.

the sensorless current mode method [6], or SCM. SCM
provides excellent source rejection with a simple controller and
no current sensing. Perfect load regulation can be achieved
with a modest outer feedback loop.
II. SENSORLESS CURRENT MODE TECHNIQUE
SCM can be considered as a modified flux estimator [6].
The voltage applied to a magnetic structure is integrated,
yielding a quantity proportional to the flux in the core. There
is an approximately linear relationship between current and
flux in an inductor, so the volt-second result is proportional to
current.
Two concepts are used to convert the estimator to a
controller. First, desired reference voltage values are used in
place of measured voltages. Next, the result of the integral is
compared to a ramp to generate switching commands. SCM is
used to control a buck converter in [6], where actual output
voltage is replaced by a reference. Tracking is limited only by
parasitic output impedances, and a closed-loop controller can
be used to generate the SCM reference from the difference
between desired and actual output voltage to make tracking
ideal.
In the SIPO controller, the SCM control signal could be
computed differently for each phase, taking into account the
individual phase input voltages (Vin ,i ) for phase i, as

∫ ( q ( t )V

in , i

1

− Vref* ) dt.

(1)

However, a modest modification of SCM is useful with the
series input structure. Not only is measured output voltage
replaced by a reference, Vref* , but the input voltage is also
replaced by the desired value,

Vin

. When this ratio is used
n
in the control law in place of the actual phase input voltage, the
controller in fact supports ideal matching of the n input
voltages. The SCM control law for the SIPO circuit can be
represented as a signal to be compared to a PWM ramp,

⎛

∫ ⎜⎝ q ( t )
1

where Vref*

Vin
− Vref*
n

⎞
⎟ dt
⎠

(2)

is generated from the desired output voltage

reference, Vref, and actual output voltage, Vout, to create a

Balanced dynamic load current and input voltage sharing
are crucial for effective operation of the converter. Suppose
there is a disturbance such that one of the phase output
currents, Iout1, changes by some small amount while the output
voltage remains constant. The duty ratio will not change under
SCM because there is no current feedback in (2), so the
corresponding input current, Iin1, will change by the same
fraction as Iout1. The input phase voltage, Vin1, will begin
changing as the integral of the difference between Iin1 and
nominal input current, Iin, as governed by the input capacitance
Cin1. The change in Vin1 will affect the output current,
determined by the phase’s output impedance, Zout1,
DVin1
I out1 =

− Vout
a
Z out1

(3)

Zout1 is generally small at the frequencies of interest, so a small
change in Vin1 will give a large change in Iout1. This results in a
rapid dynamic current balancing that can be termed “supermatching.”
In most topologies, Z out1 = sLout1 + Rout1 ,
representing the output inductance and all of the parasitic
resistances. Combining (3) with the input capacitor action
determines how Iout1 evolves with respect to the nominal output
current, Iout,
I out1 = I out

1
1
(4)
= I out
1 + sCin1 Z out1
1 + sCin1 Rout1 + s 2 Lout1Cin1

A second order system emerges with poles determined by
input capacitance and output inductance, damped by the sum
of all lossy elements in the converter. The transformer turns
ratio cancels out, as does the duty cycle. The designer should
minimize input capacitance while maintaining system stability
and meeting ripple current ratings to obtain the best possible
dynamic voltage and current sharing. Smaller capacitors yield
a faster change in input voltage in response to a disturbance,
pushing the corner of the second order output current response
to higher frequencies. The matching occurs without feedback
and is determined solely by the construction of the converter.
The above analysis holds so long as the output voltage
remains constant through a transient, which is typically not the
case. Instead, one might ask whether the sharing is stable
while the input voltage remains constant and the rest of the
circuit is operating. Assume the load is an ideal current sink
having infinite incremental impedance, a worst-case scenario.
The duty cycle for all n phases is the same, D, so the
equivalent circuit is shown in Fig. 3. The transformers are
identical and ideal, representing the averaged PWM process.
Each phase can be collapsed into an equivalent impedance,
Zin,i, defined looking out of the secondary of the transformer.
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Suppose phases 2 through n are identical, but phase 1 is
not. Instead, the phase 1 inductance is Z L1 = (1 + ε ) Z L . Also,
n

∑ dv
i =1

i

=0

(5)

which follows from constant input voltage. That is, if one
phase voltage increases, the rest need to decrease so that the
total change is zero. With these definitions, circuit analysis is
straightforward. The admittance of phase 1 is
Yin1 =

n
⎛ ∂i dv ⎞
di1 ∂i1
=
+ ∑⎜ 1 i ⎟
dv1 ∂v1 i = 2 ⎝ ∂vi dv1 ⎠

Z L2 (1 + ε ) + Z L Z C ( n + nε − ε )
Z L + nZ C
Z L2 (1 + ε ) + Z L Z C ( n + nε − ε )
Z L (1 + ε ) + Z C ( n + nε − ε )

(7)

(9)

At dc, the impedance of the sharing capacitors is infinite, so dc
sharing is determined entirely by (9). Also at dc, the
impedance of the output capacitor is infinite. The dc limit of
(9) gives
lim
s →0

v1
n −1
ε
= 1+
vi
n

The complete small signal model of the SIPO system can
be derived using the techniques presented in [7]. The smallsignal model soon becomes algebraically cumbersome as the
number of phases increases, with a high number of poles and
zeros. If the phases are nearly symmetric, some poles and
zeros cancel, but many more poles and zeros in close
proximity remain.
An alternative approach was used to develop a controller:

(8)

In the absence of the sharing capacitors, the various phase
voltages will share according to the ratios of their impedances,
found by dividing (7) by (8) to yield
Z in1 v1 Z L (1 + ε ) + Z C ( n + nε − ε )
= =
Z in ,i vi
Z L + nZ C

To summarize, at dc, sharing is dictated entirely by the
series resistance of the inductors (and all the other parasitic
resistances in the main current path), while at high frequency,
sharing is dictated entirely by the series resistance of the
sharing capacitors. For phases that are identical by design,
sharing within a few percent is achievable. This is the worstcase condition for a true current source load. In reality, load
resistance would improve the sharing. In any case, the sharing
is stable, since the relevant impedances have positive real part.
V. SINGLE-PHASE SMALL SIGNAL MODEL

The impedance of any other phase i ≠ 1 is:
Z in ,i =

(12)

s →∞

(6)

The admittance of the other phases can be defined in a similar
fashion. The resulting impedance of phase 1 is:
Z in1 =

lim Z i = RCin ,i

1.

Assume that the voltage sharing on the input is perfect at
all frequencies. This will be explored in more detail
below.

2.

Assume that current sharing on the output is perfect. This
follows from voltage sharing and power balance.

3.

Collapse the n phases into a single phase switching at
f eq = nf sw with an equivalent output inductance of
Leq = L .
n

4.

Refer all voltages and currents to the secondary side of the
transformers.

The result is a lower order equivalent SCM controlled buck
converter model that can be analyzed to give

(10)

Since the transformer equivalents are all identical, sharing on
the secondary implies sharing on the primary. So a phase
whose inductor impedance is ε away from the nominal will
have a voltage that is less than ε away from the nominal.
Typically n is small (for example, n = 4 in Fig. 1), so the
unbalanced phase voltage will be more balanced than its
inductor impedance might indicate.
To complete the analysis, the sharing capacitor impedance
must be included. In the high frequency limit, the input
impedance of a phase is infinite due to its overall inductive
nature. So, defining

i1

D/a
ZCin1

v1

ZL1

+
-

ZL2
ZCin2

v2

+
-

Vin
ZL,n

2

⎛a⎞
Z i = Z Cin,i & ⎜ ⎟ Z in ,i
⎝D⎠

(11)

ZCin,n

as the total impedance of a phase from the input side, one may
take the limit of Zi to examine high frequency sharing:
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vn

+
-
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Fig. 3. Averaged model of n-phase SIPO converter.

TABLE 1: SINGLE-PHASE EQUIVALENT PARAMETERS.

Output Voltage (V), Experimental and Modeled

0.64
0.62
0.6
0.58
0.56
0.54

0.5
0.48

0
5
Time from Reference Step (s)

10
−5

x 10

(13)

where the coefficients in the denominator are α 0 = R + RLeq ,

α1 = ( Leq + Cout RCout Rload + Cout ( R + RCout ) RLeq ) ,
α 2 = Cout Leq ( Rload + RCout ) .

and

The equivalent single-phase

inductance parameters are approximated by RLeq =

RL

n

Output Capacitance, Cout

2.5 mF

Inductor Series Resistance, RLeq

5 mΩ

Capacitor Series Resistance, RCout

5 mΩ

Section IV showed that the input voltage is balanced
dynamically among the phases. Fig. 6 shows experimental
results demonstrating near-perfect dc sharing as input voltage
is increased. Around 24 V input, the converter begins
regulating (duty cycle is at maximum for lower input voltage).
Throughout a 2:1 input voltage range, sharing is within 0.66%.

Fig. 4. Output voltage response to a reference step without feedback:
experimental and simulated reduced order model response.

vout Rload (1 + Cout RCout s ) ( 2 + ( −1 + 2 D ) sT ) Vin
=
vref
2 (α 0 + α1 s + α 2 s 2 ) ( naTeq M a s + Vin )

100 nH

with loop gain crossing 0 dB at 490 kHz, just below the
effective switching frequency. Higher gain leads to instability
as the underlying small-signal assumptions are violated. Load
steps were applied to the closed-loop system. Fig. 5 shows
output current and voltage through a 6.8 A/µs transient. The
output voltage is nominally 610 mV, with peak overshoot and
undershoot of 44 mV, or 7.2%.

0.52

0.46
−5

Inductance, Leq

and

Leq = L , where L and RL are the typical inductance
n
parameters in any given phase.

Numerical values of the model parameters are tuned to
match experimental results. Fig. 4 shows an experimental
reference step command compared to the small signal
simulated response.
The actual multi-phase converter has
more delay, but rise time and overshoot match well. This
open-loop model captures enough detail to be used for
feedback control design.

Dynamic current and voltage sharing is shown in Fig. 7
and Fig. 8, respectively, through a load step. Phase current
waveforms are nearly identical throughout the step load
transient. The digitizing oscilloscope current traces are filtered
by averaging to extract the running average from the ripple.
Phase voltage waveforms remain constant, near 9 V each,
showing dynamic balanced sharing through load transients.
Fig. 8 confirms the expected dynamic input voltage balance for
both step up and step down load transients.
V. CONCLUSIONS
A sensorless current mode control method for a series
input-parallel output multiphase converter has been analysed

VI. EXPERIMENTAL RESULTS
Previously [8], a two-phase 12 V-to-1 V converter was
constructed. In the present work, a four-phase 36 V-to-0.7 V
converter was built based on the same principles. In the SIPO
arrangement, the nominal input voltage per phase is 9 V, so 30
V MOSFETs were used. The reduced-order model (13) whose
step response is shown in Fig. 4, is given by
26042 ( s + 2.56 ×106 )( s + 8.11× 104 )

( s + 1.4 ×10 )( s
6

2

+ 1.015 ×105 s + 4.055 ×109 )

(14)

with model circuit parameters shown in Table 1.
A
proportional-integral feedback controller was designed with
K p = 100 and K I = 105 . The design phase margin is 75.1°
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Fig. 5. Output voltage (Channel 2, upper trace) and
output current (Channel 4, lower trace) through a
10A step load decrease.
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Fig. 6. Dc input voltage sharing.

and demonstrated. Voltage sharing is determined solely by
converter construction. Voltage sharing from dc to many kHz
has been demonstrated with an experimental four-phase 36 Vto-0.7 V converter. Dynamic phase current sharing has been
demonstrated through rising and falling load step transients.
While a full-order model is nearly intractable, sufficient
symmetry exists to use a reduced order model for controller
design purposes. A 6.8 A/µs load step applied to the closedloop system results in near-perfect matching even through the
transient.
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